Microprocessing and Microprogramming 33 (1991/92) 315–316
North-Holland

Author index to Volume 33 (1991/92)

Andima, H.S., Microcomputer modeling and optimization with dBASE 133

Bedi, J.S., *see* Tiruveedhula, V. 237

Chakrabarti, P.P., *see* Mandal, C.A. 279
Chang, J.W. and Y.J. Lee, Design and evaluation of multikey access methods using signature files 9
Chung, J-H., H. Yoon and S.R. Maeng, A systolic array exploiting the inherent parallelisms of artificial neural networks 145

D'Antone, I., A DSP based VME system for event selection 1
Di Lecce, V. and E. Di Sciascio, Evaluation of a bit-serial ASIC chip for SAR processing 71
Di Sciascio, E., *see* Di Lecce, V. 71
Dobnikar, A., J. Ficzko, D. Podbregar and U. Rezar, Invariant pattern classification neural network versus FT approach 161

Fan, X., Realization of multiprocessing on a RISC-like architecture 195
Ficzko, J., *see* Dobnikar, A. 161

Ghose, S., *see* Mandal, C.A. 279

Ha, D.S., *see* Kim, J.H. 261
Hassapis, G., Simulation of embedded VME multiprocessors 253

Kim, J.H., P.K. Rhee and D.S. Ha, An optimal domain-based reconfiguration algorithm for WSI processor arrays 261
Kim, Y.U. and S. Moon, Object-relationship diagrams for object-oriented modeling with concurrency feature 207
Kumar, V.J., *see* Sankaran, P. 169

Larrondo-Petrie, M.M., *see* Wu, J. 299
Lee, K.C., A variable round-robin arbiter for high speed buses and statistical multiplexers 79
Lee, Y.J., *see* Chang, J.W. 9

Maeng, S.R., *see* Chung, J-H. 145
Maeng, S.R., *see* Oh, D.H. 223
Majumdar, A.K., *see* Sarkar, S. 101
Majumdar, A.K., *see* Sarkar, S. 111
Mandal, C.A., P.P. Chakrabarti and S. Ghose, Register-interconnect optimization in data path synthesis 279
Merayo, L.A., J.I. Solana and L. Mola, A microprogram-based hardware implementation of the Leaky Bucket algorithm 91
Mola, L., *see* Merayo, L.A. 91
Moon, S., *see* Kim, Y.U. 207

Nang, J.H., *see* Oh, D.H. 223

Oh, D.H., J.H. Nang, H. Yoon and S.R. Maeng, An efficient mapping of Boltzmann Machine computations onto distributed-memory multiprocessors 223
Oh, I.S., Segmentation of cylindrical parts stored in a bin 289

Podbregar, D., *see* Dobnikar, A. 161

Rezar, U., *see* Dobnikar, A. 161
Rhee, P.K., *see* Kim, J.H. 261

Sankaran, P. and V.J. Kumar, A microprocessor-based scheme for deriving sampling frequency 169
Sarkar, S. and A.K. Majumdar, An instruction systolic array implementation of the two-dimensional Fast Fourier Transform 101
Sarkar, S., A.K. Majumdar and R.K. Sen, A hardware efficient systolic solution to the two-dimensional Discrete Fourier Transform 111
Sen, R.K., *see* Sarkar, S. 111
Shen, H., Path-disjoint routing in transputer networks 21
Shen, H., Occam implementation of process-to-processor mapping on the Hathi-2 transputer system 173
Solana, J.I., *see* Merayo, L.A. 91

Thomas, R., *see* Zhang, K. 119
Tiruveedhula, V. and J.S. Bedi, Performance analysis of a cache-based multiprocessor system using data movement policies 237

Waring, L.C., Deadlock prevention in a communications shell using empty slots 33
Wells, G.C., An approach to the evaluation of microcomputer operating systems with respect to real-time issues 45
Wells, G.C., An evaluation of XENIX System V as a real-time operating system 57

Wu, J. and M.M. Larrondo-Petrie, Cube-Connected-Cubes network 299

Yoon, H., *see* Chung, J-H. 145

Yoon, H., *see* Oh, D.H. 223

Zhang, K. and R. Thomas, A dataflow Prolog execution model and its architectural support 119

Microprocessing and Microprogramming 33 (1991/92) 317–318
North-Holland

Subject index to Volume 33

Algorithms 91
Analytical modeling 237
Arbiter 79
Architecture 91, 119
Artificial neural network 145
Asic design 71
Associative neural network 161
ATM networks 91

Backpropagation model 145
Behavior abstraction 207
Benchmarks 45, 57
Bin image 289
Bit-serial architecture 71
Boltzmann Machine 223
Broadcasting 299
Business problems 133

Caches 237
Concurrency 207
Conventional programming languages 133
Criterion 21
Cylindrical part 289

Data path synthesis 279
Database management system 133
Dataflow computation 119
dBASE 133
Deadlock 33
Digital PLL 169
Digital signal processing 101
Digital signal processor 1
Discrete Fourier Transform 111
Distributed-memory multiprocessor 223
Domain 261
Dynamic neural network 161

8253 timer-counter 169
Embedded systems 253
Empty slot 33

Faulty cell 261
FFT for SAR processing 71
Flexibility 133
Frequency measurement 169
Frequency multiplication 169
FT 161

Graph 173, 289
Grouping 173

Hardware specification and verification 253
Heuristic algorithm 21, 173
Hit ratios 237
Hypercubes 299

Image processing 101, 111
Information 133
Instruction systolic array 101
Invariance to size and rotation 161

Leaky bucket 91
Line cluster 289
Line segments 289

Microcomputer operating systems 45
Microcomputers 133
Microprogram 91
Modeling 133
Multikey access methods 9
Multiprocessing 195
Multiprocessor 253
Multithreaded processor 195

Network 33
Network topology 299
Neural network 223
Normalization 161

Object-oriented modeling 207
Object-relationship diagrams 207
Occam program 173
Optimization 133

Parallel convergence algorithm 223
Parallel learning algorithm 223
Parallel processing 223
Parallelism 119
Part segmentation 289
Path-disjoint routing 21
Pattern classification 161
Performance evaluation 45, 57
Pipeline structure 71
Pipelining 145
Placement 173

Process control 45, 57
Process-to-processor mapping 173
Processor 173
Processor arrays 261
Processor farm 33
Prolog 119

Queue structure 195

Real-time 45, 57
Real-time analysis 1
Real-time systems 253
Reconfiguration 261
Register allocation 279
RISC architecture 195
Round-robin scheduling 79
Route selection 21
Routing 173, 299
Routing order 21

Sampling frequency 169
Self-adjusting 173
Shared data 237
Signature clustering 9
Signature files 9
Simulation 45, 237
Speed-up analyses 223
Statistical multiplexer 79
Synchronization 195
Systolic array 101, 111, 145

Task 173
Term discrimination 9
Topology 33
Track finding 1
Transputer 33
Transputer network 173
Two-dimensional Fast Fourier Transform 101

UNIX 57

Variable priority arbitration 79
Virtual bus 79
VLSI 279
VLSI implementation 145
VME bus 253